Lecture 6: Instruction Set Architecture and the 80x86

Professor Randy H. Katz
Computer Science 252
Spring 1996
Review From Last Time

• Given sales a function of performance relative to competition, tremendous investment in improving product as reported by performance summary

• Good products created when have:
  – Good benchmarks
  – Good ways to summarize performance

• If not good benchmarks and summary, then choice between improving product for real programs vs. improving product to get more sales => sales almost always wins

• Time is the measure of computer performance!

• What about cost?
**Review: Integrated Circuits Costs**

\[
\text{IC cost} = \frac{\text{Die cost} + \text{Testing cost} + \text{Packaging cost}}{\text{Final test yield}}
\]

\[
\text{Die cost} = \frac{\text{Wafer cost}}{\text{Dies per Wafer} \times \text{Die yield}}
\]

\[
\text{Dies per wafer} = \pi \times \left( \frac{\text{Wafer diam}}{2} \right)^2 - \pi \times \frac{\text{Wafer diam}}{\sqrt{2} \times \text{Die Area}} - \text{Test dies}
\]

\[
\text{Die Yield} = \text{Wafer yield} \times \left\{ 1 + \frac{\text{Defects per unit area} \times \text{Die Area}}{\alpha} \right\}^{-\alpha}
\]

Die Cost is goes roughly with area\(^4\)
Review From Last Time
Price vs. Cost

Mini W/S PC

Average Discount
Gross Margin
Direct Costs
Component Costs
Today: Instruction Set Architecture

• 1950s to 1960s: Computer Architecture Course
  Computer Arithmetic

• 1970 to mid 1980s: Computer Architecture Course
  Instruction Set Design, especially ISA appropriate for compilers

• 1990s: Computer Architecture Course
  Design of CPU, memory system, I/O system, Multiprocessors
Computer Architecture?

... the attributes of a [computing] system as seen by the programmer, i.e. the conceptual structure and functional behavior, as distinct from the organization of the data flows and controls the logic design, and the physical implementation.

Amdahl, Blaaw, and Brooks, 1964
Towards Evaluation of ISA and Organization
A good interface:

- Lasts through many implementations (portability, compatibility)
- Is used in many different ways (generality)
- Provides convenient functionality to higher levels
- Permits an efficient implementation at lower levels
Evolution of Instruction Sets

Single Accumulator (EDSAC 1950)
Accumulator + Index Registers
  (Manchester Mark I, IBM 700 series 1953)
Separation of Programming Model from Implementation

High-level Language Based
  (B5000 1963)
Concept of a Family
  (IBM 360 1964)

General Purpose Register Machines
Complex Instruction Sets
  (Vax, Intel 432 1977-80)
Load/Store Architecture
  (CDC 6600, Cray 1 1963-76)
RISC
  (Mips, Sparc, 88000, IBM RS6000, . . . 1987)
Evolution of Instruction Sets

• Major advances in computer architecture are typically associated with landmark instruction set designs
  – Ex: Stack vs GPR (System 360)

• Design decisions must take into account:
  – technology
  – machine organization
  – programming languages
  – compiler technology
  – operating systems

• And they in turn influence these
Design Space of ISA

Five Primary Dimensions

- Number of explicit operands: \(0, 1, 2, 3\)
- Operand Storage: Where besides memory?
- Effective Address: How is memory location specified?
- Type & Size of Operands: byte, int, float, vector, . . .
- Operations: add, sub, mul, . . . How is it specified?

Other Aspects

- Successor: How is it specified?
- Conditions: How are they determined?
- Encodings: Fixed or variable? Wide?
ISA Metrics

Aesthetics:

• Orthogonality
  – No special registers, few special cases, all operand modes available with any data type or instruction type

• Completeness
  – Support for a wide range of operations and target applications

• Regularity
  – No overloading for the meanings of instruction fields

• Streamlined
  – Resource needs easily determined

Ease of compilation (programming?)
Ease of implementation

Scalability
Basic ISA Classes

Accumulator:

- 1 address add A acc ← acc + mem[A]
- 1+x address addx A acc ← acc + mem[A + x]

Stack:

- 0 address add tos ← tos + next

General Purpose Register:

- 2 address add A B EA(A) ← EA(A) + EA(B)
- 3 address add A B C EA(A) ← EA(B) + EA(C)

Load/Store:

- 3 address add Ra Rb Rc Ra ← Rb + Rc
- load Ra Rb Ra ← mem[Rb]
- store Ra Rb mem[Rb] ← Ra
Stack Machines

• Instruction set:
  
  +, -, *, /, . . .
  
  push A, pop A

• Example: \(a \times b - (a+c \times b)\)
  
  push a
  
  push b
  
  *
  
  push a
  
  push c
  
  push b
  
  *
  
  +
  
  -
The Case Against Stacks

• Performance is derived from the existence of several fast registers, not from the way they are organized.
• Data does not always “surface” when needed
  – Constants, repeated operands, common subexpressions
    so TOP and Swap instructions are required
• Code density is about equal to that of GPR instruction sets
  – Registers have short addresses
  – Keep things in registers and reuse them
• Slightly simpler to write a poor compiler, but not an optimizing compiler
Variable format, 2 and 3 address instruction

- 32-bit word size, 16 GPR (four reserved)
- Rich set of addressing modes (apply to any operand)
- Rich set of operations
  - bit field, stack, call, case, loop, string, poly, system
- Rich set of data types (B, W, L, Q, O, F, D, G, H)
- Condition codes
Kinds of Addressing Modes

- Register direct \( Ri \)
- Immediate (literal) \( v \)
- Direct (absolute) \( M[v] \)
- Register indirect \( M[Ri] \)
- Base+Displacement \( M[Ri + v] \)
- Base+Index \( M[Ri + Rj] \)
- Scaled Index \( M[Ri + Rj*d + v] \)
- Autoincrement \( M[Ri++] \)
- Autodecrement \( M[Ri - -] \)
- Memory Indirect \( M[M[Ri]] \)

[Indirection Chains] \( \begin{array}{ccc} Ri & Rj & v \end{array} \)
A "Typical" RISC

- 32-bit fixed format instruction (3 formats)
- 32 32-bit GPR (R0 contains zero, DP take pair)
- 3-address, reg-reg arithmetic instruction
- Single address mode for load/store: base + displacement
  - no indirection
- Simple branch conditions
- Delayed branch

see: SPARC, MIPS, MC88100, AMD2900, i960, i860
PARisc, DEC Alpha, Clipper,
CDC 6600, CDC 7600, Cray-1, Cray-2, Cray-3
Example: MIPS

Register-Register

<table>
<thead>
<tr>
<th>31</th>
<th>26</th>
<th>25</th>
<th>21</th>
<th>20</th>
<th>16</th>
<th>15</th>
<th>11</th>
<th>10</th>
<th>6</th>
<th>5</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Op</td>
<td>Rs1</td>
<td>Rs2</td>
<td>Rd</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Register-Immediate

<table>
<thead>
<tr>
<th>31</th>
<th>26</th>
<th>25</th>
<th>21</th>
<th>20</th>
<th>16</th>
<th>15</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Op</td>
<td>Rs1</td>
<td>Rd</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>im</td>
</tr>
</tbody>
</table>

Branch

<table>
<thead>
<tr>
<th>31</th>
<th>26</th>
<th>25</th>
<th>21</th>
<th>20</th>
<th>16</th>
<th>15</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Op</td>
<td>Rs1</td>
<td>Rd</td>
<td>Rs2/Opx</td>
<td></td>
<td></td>
<td></td>
<td>im</td>
</tr>
</tbody>
</table>

Jump / Call

<table>
<thead>
<tr>
<th>31</th>
<th>26</th>
<th>25</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Op</td>
<td></td>
<td></td>
<td>tar</td>
</tr>
</tbody>
</table>
Most Popular ISA of All Time: The Intel 80x86

• 1971: Intel invents microprocessor 4004/8008, 8080 in 1975

• 1975: Gordon Moore realized one more chance for new ISA before ISA locked in for decades
  – Hired CS people in Oregon
  – Weren’t ready in 1977 (CS people did 432 in 1980)
  – Started crash effort for 16-bit microcomputer

• 1978: 8086 dedicated registers, segmented address, 16 bit
  – 8088; 8-bit external bus version of 8086; added as after thought
Most Popular ISA of All Time: The Intel 80x86

- 1980: IBM selects 8088 as basis for IBM PC
- 1980: 8087 floating point coprocessor: adds 60 instructions using hybrid stack/register scheme
- 1982: 80286 24-bit address, protection, memory mapping
- 1985: 80386 32-bit address, 32-bit GP registers, paging
- 1989: 80486 & Pentium in 1992: faster + MP few instructions
Intel 80x86 Integer Registers

- **EAX**, **AX**, **AH**, **AL**: Accumulator
- **ECX**, **CX**, **CH**, **CL**: Count Reg: String, Loop
- **EDX**, **DX**, **DH**, **DL**: Data Reg: Multiply, Divide
- **EBX**, **BX**, **BH**, **BL**: Base Addr. Reg
- **ESP**, **SP**: Stack Ptr.
- **EBP**, **BP**: Base Ptr. (for base of stack seg.)
- **ESI**, **SI**: Index Reg, String Source Ptr.
- **EDI**, **DI**: Index Reg, String Dest. Ptr.
- **CS**: Code Segment Ptr.
- **SS**: Stack Segment Ptr. (top of stack)
- **DS**: Data Segment Ptr.
- **ES**: Extra Data Segment Ptr.
- **FS**: Data Segment Ptr. 2
- **GS**: Data Segment Ptr. 3
- **EIP**, **IP**: Instruction Ptr. (PC)
- **FLAGS**: Condition Codes
Intel 80x86 Floating Point Registers
Usage of Intel 80x86 Floating Point Registers

<table>
<thead>
<tr>
<th></th>
<th>NASA 7</th>
<th>Spice</th>
</tr>
</thead>
<tbody>
<tr>
<td>Stack (2nd operand ST(1))</td>
<td>0.3%</td>
<td>2.0%</td>
</tr>
<tr>
<td>Register (2nd operand ST(i), i&gt;1)</td>
<td>23.3%</td>
<td>8.3%</td>
</tr>
<tr>
<td>Memory</td>
<td>76.3%</td>
<td>89.7%</td>
</tr>
</tbody>
</table>

Above are *dynamic* instruction percentages (i.e., based on counts of executed instructions)

Stack unused by Solaris compilers for fastest execution
80x86 Addressing/Protection

Real Mode
(8086)
Logical Address
Seg. 16
Offset 16
Physical Address 20

Protected Mode
(80286)
Logical Address
Seg. 16
Offset 16
Physical Address 20

Segmentation

Protected Mode
(80386, 80486, Pentium)
Logical Address
Seg. 16
Offset 32
Physical Address 32

Paging

Linear Address
12

80x86 Addressing/Protection
80x86 Instruction Format

- 8086 in black; 80386 extensions in color

(Rule)

(Base reg + 2^{Scale} \times \text{Index reg})
# 80x86 Instruction Encoding:
## Mod, Reg, R/M Field

<table>
<thead>
<tr>
<th>r w=0</th>
<th>w=1</th>
<th>r/m</th>
<th>mod=0</th>
<th>mod=1</th>
<th>mod=2</th>
<th>mod=3</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>AL</td>
<td>AX</td>
<td>EAX</td>
<td>same</td>
<td>same</td>
<td>same</td>
</tr>
<tr>
<td></td>
<td>addr=BX+SI</td>
<td>+d8</td>
<td>+d8</td>
<td>+d16</td>
<td>+d32</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>CL</td>
<td>CX</td>
<td>ECX</td>
<td>addr</td>
<td>addr</td>
<td>addr</td>
</tr>
<tr>
<td></td>
<td>addr=BX+DI</td>
<td>+d8</td>
<td>+d8</td>
<td>+d16</td>
<td>+d32</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>DL</td>
<td>DX</td>
<td>EDX</td>
<td>mod=0</td>
<td>mod=0</td>
<td>mod=0</td>
</tr>
<tr>
<td></td>
<td>addr=BP+SI</td>
<td>(sib)+d8</td>
<td>(sib)+d8</td>
<td>(sib)+d32</td>
<td></td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>BL</td>
<td>BX</td>
<td>EBX</td>
<td>reg</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>addr=BP+SI</td>
<td>+d8</td>
<td>+d8</td>
<td>+d16</td>
<td>+d32</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>AH</td>
<td>SP</td>
<td>ESP</td>
<td>Si+d8</td>
<td>(sib)+d8</td>
<td>(sib)+d32</td>
</tr>
<tr>
<td>5</td>
<td>CH</td>
<td>BP</td>
<td>EBP</td>
<td>Dl+d8</td>
<td>EBP+d8</td>
<td>EBP+d32</td>
</tr>
<tr>
<td>6</td>
<td>DH</td>
<td>SI</td>
<td>ESI</td>
<td>BP+d8</td>
<td>ESI+d8</td>
<td>ESI+d32</td>
</tr>
<tr>
<td>7</td>
<td>BH</td>
<td>DI</td>
<td>EDI</td>
<td>BX+d8</td>
<td>EDI+d8</td>
<td>EDI+d32</td>
</tr>
</tbody>
</table>

- *First address specifier: Reg=3 bits, R/M=3 bits, Mod=2 bits*

- **w** from opcode
- **r/m field** depends on **mod** and machine mode

- *80x86 Instruction Encoding: Mod, Reg, R/M Field*
# 80x86 Instruction Encoding

## Sc/Index/Base field

<table>
<thead>
<tr>
<th>Index</th>
<th>Base</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>EAX EAX</td>
<td>Base + Scaled Index Mode</td>
</tr>
<tr>
<td>1</td>
<td>ECX ECX</td>
<td>Used when:</td>
</tr>
<tr>
<td>2</td>
<td>EDX EDX</td>
<td>mod = 0,1,2</td>
</tr>
<tr>
<td>3</td>
<td>EBX EBX</td>
<td>in 32-bit mode</td>
</tr>
<tr>
<td>4</td>
<td>no index</td>
<td>AND r/m = 4!</td>
</tr>
<tr>
<td>5</td>
<td>EBP</td>
<td>2-bit Scale Field</td>
</tr>
<tr>
<td></td>
<td>if mod=0, d32</td>
<td>3-bit Index Field</td>
</tr>
<tr>
<td>6</td>
<td>ESI ESI</td>
<td>3-bit Base Field</td>
</tr>
<tr>
<td>7</td>
<td>EDI EDI</td>
<td></td>
</tr>
</tbody>
</table>
# 80x86 Addressing Mode Usage for 32-bit Mode

<table>
<thead>
<tr>
<th>Addressing Mode</th>
<th>GccEspr.</th>
<th>NASA7</th>
<th>Spice</th>
<th>Avg.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Register indirect</td>
<td>10%</td>
<td>10%</td>
<td>6%</td>
<td>2%</td>
</tr>
<tr>
<td>Base + 8-bit disp</td>
<td>46%</td>
<td>43%</td>
<td>32%</td>
<td>4%</td>
</tr>
<tr>
<td>Base + 32-bit disp</td>
<td>2%</td>
<td>0%</td>
<td>24%</td>
<td>10%</td>
</tr>
<tr>
<td>Indexed</td>
<td>1%</td>
<td>0%</td>
<td>1%</td>
<td>0%</td>
</tr>
<tr>
<td>Based indexed + 8b disp</td>
<td>0%</td>
<td>0%</td>
<td>4%</td>
<td>0%</td>
</tr>
<tr>
<td>Based indexed + 32b disp</td>
<td>0%</td>
<td>0%</td>
<td>0%</td>
<td>0%</td>
</tr>
<tr>
<td>Base + Scaled Indexed</td>
<td>12%</td>
<td>31%</td>
<td>9%</td>
<td>0%</td>
</tr>
<tr>
<td>Base + Scaled Index + 8b disp</td>
<td>2%</td>
<td>1%</td>
<td>2%</td>
<td>0%</td>
</tr>
<tr>
<td>Base + Scaled Index + 32b disp</td>
<td>6%</td>
<td>2%</td>
<td>2%</td>
<td>33%</td>
</tr>
<tr>
<td>32-bit Direct</td>
<td>19%</td>
<td>12%</td>
<td>20%</td>
<td>51%</td>
</tr>
</tbody>
</table>
## Instruction Counts: 80x86 v. DLX

<table>
<thead>
<tr>
<th>SPEC pgm</th>
<th>x86</th>
<th>DLX</th>
<th>DLX/x86</th>
</tr>
</thead>
<tbody>
<tr>
<td>gcc</td>
<td>3,771,327,742</td>
<td>3,892,063,460</td>
<td>1.03</td>
</tr>
<tr>
<td>espresso</td>
<td>2,216,423,413</td>
<td>2,801,294,286</td>
<td>1.26</td>
</tr>
<tr>
<td>spice</td>
<td>15,257,026,309</td>
<td>16,965,928,788</td>
<td>1.11</td>
</tr>
<tr>
<td>nasa7</td>
<td>15,603,040,963</td>
<td>6,118,740,321</td>
<td>0.39</td>
</tr>
</tbody>
</table>
Intel Compiler vs. Compilers
YOU Can Buy

• 66 MHz Pentium Comparison

<table>
<thead>
<tr>
<th></th>
<th>SpecInt92</th>
<th>SpecFP92</th>
</tr>
</thead>
<tbody>
<tr>
<td>Intel Internal Optimizing Compiler</td>
<td>64.6</td>
<td>59.7</td>
</tr>
<tr>
<td>Best 486 Compiler (June 1993)</td>
<td>57.6</td>
<td>39.9</td>
</tr>
<tr>
<td>Typical 486 Compiler in 1990, when Intel started project</td>
<td>41.0</td>
<td>32.5</td>
</tr>
</tbody>
</table>

• Integer Intel 1.1X faster, FP 1.5X faster

• 486 Comparison

<table>
<thead>
<tr>
<th></th>
<th>SpecInt92</th>
<th>SpecFP92</th>
</tr>
</thead>
<tbody>
<tr>
<td>Intel Internal Optimizing Compiler</td>
<td>35.5</td>
<td>17.5</td>
</tr>
<tr>
<td>Best 486 Compiler (June 1993)</td>
<td>32.2</td>
<td>16.0</td>
</tr>
<tr>
<td>Typical 486 Compiler in 1990, when Intel started project</td>
<td>23.0</td>
<td>12.8</td>
</tr>
</tbody>
</table>

• Integer: Intel 1.1X faster, FP 1.1X faster
Intel Summary

• Archeology: history of instruction design in a single product
  – Address size: 16 bit vs. 32-bit
  – Protection: Segmentation vs. paged
  – Temp. storage: accumulator vs. stack vs. registers

• “Golden Handcuffs” of binary compatibility affect design 20 years later, as Moore predicted

• Not too difficult to make faster, as Intel has shown

• HP/Intel announcement of common future instruction set by 2000 means end of 80x86???

• “Beauty is in the eye of the beholder”
  – At 50M/year sold, it is a beautiful business